

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Nteyandria, Virginia 22313-1450

APPLICATION NO.	FILI	NG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	ATTORNEY DOCKET NO. CONFIRMATION NO.	
10/064,812	08	/20/2002	Dong-Bo Hao	7772		
23900	7590	10/06/2005		EXAMINER		
J C PATENT	•	••	BONURA, TIMOTHY M			
4 VENTURE, IRVINE, CA		00		ART UNIT	PAPER NUMBER	
,			,	2114		

DATE MAILED: 10/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

9			
7	Application No.	Applicant(s)	<u> </u>
I	10/064,812	HAO ET AL.	
Office Action Summary	Examiner	Art Unit	
•	Tim Bonura		
The MAILING DATE of this communication		2114	
Period for Reply		····	
A SHORTENED STATUTORY PERIOD FOR I WHICHEVER IS LONGER, FROM THE MAIL! - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communical. If NO period for reply is specified above, the maximum statutory. - Failure to reply within the set or extended period for reply will, b. Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUN CFR 1.136(a). In no event, however, may a tion. I period will apply and will expire SIX (6) MO y statute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
 1) Responsive to communication(s) filed or 2a) This action is FINAL. 2b) Since this application is in condition for a closed in accordance with the practice u 	This action is non-final.	·	
Disposition of Claims			
4) Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are w 5) Claim(s) is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction	ithdrawn from consideration.		
Application Papers			
9) The specification is objected to by the Ex 10) The drawing(s) filed on 20 August 2002 is Applicant may not request that any objection Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	s/are: a)⊠ accepted or b)□ o to the drawing(s) be held in abeya correction is required if the drawin	ince. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d	I).
Priority under 35 U.S.C. § 119			
12) △ Acknowledgment is made of a claim for f a) △ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority doc 2. ☐ Certified copies of the priority doc 3. ☐ Copies of the certified copies of the application from the International I * See the attached detailed Office action for	uments have been received. uments have been received in e priority documents have bee Bureau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)	4) ☐ Interview	Summary (PTO-413)	
 Notice of Neterences Cited (P10-092) Notice of Draftsperson's Patent Drawing Review (PT0-93) Information Disclosure Statement(s) (PT0-1449 or PT0-Paper No(s)/Mail Date 	(48) Paper No	(s)/Mail Date Informal Patent Application (PTO-152)	

Art Unit: 2114

DETAILED ACTION

 Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harrington, et al, U.S. Patent Number 6,775,192 and further in view of Miner, U.S. Patent Number 6,862,704.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harrington, et al, U.S. Patent Number 6,775,192 and further in view of Miner, U.S. Patent Number 6,862,704.
- 3. Regarding claim 1:
 - a. Regarding the limitation of "a command translation unit, coupled to the computer main board through a standard interface for receiving and translation a write-in data from a specified port address and latching up the translated write-in data," Harrington discloses a system with a DRDRAM which is connected to a memory device to check power operational states of specific address in memory. (Lines 57-65 of Column 2). Harrington also discloses that any connector capable of receiving a signal for test can be used to connect the tester to the memory. (Lines 40-48 of Column 5, see also Figure 2).
 - b. Regarding the limitation of "a test procedure control unit, coupled to the command translation unit and the computer main board for issuing test control commands according to a preset testing procedure and reading the latched write-in data inside the command translation unit so that functionality of the computer main board is

Art Unit: 2114

Page 3

assessed and results are registered," Harrington discloses a system in which DRDRAM issues test commands based on stored readable instructions (Lines 25-30 of Column 6). Harrington also discloses that test results are gathered and analyzed by the DRDRAM during testing. (Lines 38-60 of Column 7 and Lines 55-60 of Column 8). Harrington does not disclose a test procedure control unit that can latch write-in data inside the computer main board. Miners discloses a system with a test management logic that accepts test parameter in a configuration register and are transferred from the test controller over the test control bus. (Lines 18-20 of Column 11). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the power test circuitry of Harrington with the BIST of Miner. One of ordinary skill would have been inclined because Harrington discloses the need of and external memory-testing device for storing testing procedures. (Lines 5-18 of Column 6). Miner discloses this test management logic external to the system to fulfill the stated need of Harrington. (See Miner figure 5).

- 4. Regarding claim 2, Miner discloses a system with means to display and analysis results from test commands. (Lines 53-60 of Column 11).
- 5. Regarding claim 3, Harrington discloses a system wherein test instructions can be stored and selected from 3 CAL commands. (Lines 58-60 of Column 6).
- 6. Regarding claim 4, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7).
- 7. Regarding claim 5, Miner discloses a system with means to display test commands configurations for an operator to configure. (Lines 30-34 of Column 12).

Art Unit: 2114

8. Regarding claim 6, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7). Harrington discloses that the system can enter a standby state via a command. (Lines 45-47 of Column 6).

Page 4

- 9. Regarding claim 7, Miner discloses a system in which the number of repetitions of a test procedure is programmable. (Lines 35-45 of Column 10).
- 10. Regarding claim 8, Harrington discloses a system wherein the testing instructions can be stored in ROM. (Lines 30-32 of Column 6).

11. Regarding claim 9:

Regarding the limitation of "a computer main board testing device connected to a C. standard interface on the computer main board, wherein the testing device controls the switching and resetting of the computer main board so that test control commands are sequentially transmitted according to preset testing procedures," Miners discloses a system with a test management logic that accepts test parameter in a configuration register and are transferred from the test controller over the test control bus. (Lines 18-20 of Column 11). Miner does not disclose a system with a power test procedure. Harrington discloses a system with a DRDRAM, which is connected to a memory device to check power operational states of specific address in memory. (Lines 57-65 of Column 2). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the power test circuitry of Harrington with the BIST of Miner. One of ordinary skill would have been inclined because Harrington discloses the need of and external memory-testing device for storing testing procedures. (Lines 5-18 of Column 6). Miner discloses this test management logic external to the system to fulfill the stated need of Harrington. (See Miner figure 5).

Art Unit: 2114

d. Regarding the limitation of "a computer main board," Miner discloses a microprocessor. (Lines 55-57 of Column 11, see Figure 5).

12. Regarding claim 10, Miner discloses a system with means to display and analysis results from test commands. (Lines 53-60 of Column 11).

Page 5

- 13. Regarding claim 11, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7).
- 14. Regarding claim 12, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7). Harrington discloses that the system can enter a standby state via a command. (Lines 45-47 of Column 6).
- 15. Regarding claim 13, Harrington also discloses that any connector capable of receiving a signal for test can be used to connect the tester to the memory. (Lines 40-48 of Column 5, see also Figure 2). Harrington also discloses that test results are gathered and analyzed by the DRDRAM during testing. (Lines 38-60 of Column 7 and Lines 55-60 of Column 8).
- 16. Regarding claim 14, Miner discloses a system that can find errors on a bit-by-bit basis and store those errors. (Lines 48-67 of Column 11).
- 17. Regarding claim 15:
 - e. Regarding the limitation of "sequentially issuing test control commands according to a preset testing procedure for controlling the switching and resetting of the computer main board," Harrington discloses a system in which DRDRAM issues test commands based on stored readable instructions (Lines 25-30 of Column 6). Harrington also discloses that test results are gathered and analyzed by the DRDRAM during testing. (Lines 38-60 of Column 7 and Lines 55-60 of Column 8).
 - f. Regarding the limitation of "retrieving write-in data from a specified port address; translating write-in data through a standard interface on the computer main board so that

Art Unit: 2114

functionality of the computer main board is assessed and test results are registered," Harrington discloses a system with a DRDRAM which is connected to a memory device to check power operational states of specific address in memory. (Lines 57-65 of Column 2). Harrington also discloses that any connector capable of receiving a signal for test can be used to connect the tester to the memory. (Lines 40-48 of Column 5, see also Figure 2). Harrington does not disclose a test procedure control unit that can latch write-in data inside the computer main board. Miners discloses a system with a test management logic that accepts test parameter in a configuration register and are transferred from the test controller over the test control bus. (Lines 18-20 of Column 11). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the power test circuitry of Harrington with the BIST of Miner. One of ordinary skill would have been inclined because Harrington discloses the need of and external memory-testing device for storing testing procedures. (Lines 5-18 of Column 6). Miner discloses this test management logic external to the system to fulfill the stated need of Harrington. (See Miner figure 5).

- 18. Regarding claim 16, Miner discloses a system with means to display and analysis results from test commands. (Lines 53-60 of Column 11).
- 19. Regarding claim 17, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7).
- 20. Regarding claim 18, Harrington discloses a system wherein a Standby/reduced power state is tested. (Lines 4-6 of Column 3 and Lines 57-60 of Column 7). Harrington discloses that the system can enter a standby state via a command. (Lines 45-47 of Column 6).
- 21. Regarding claim 19, Miner discloses a system in which the number of repetitions of a test procedure is programmable. (Lines 35-45 of Column 10).

Art Unit: 2114

22. Regarding claim 20, Harrington also discloses that any connector capable of receiving a signal for test can be used to connect the tester to the memory. (Lines 40-48 of Column 5, see also Figure 2).

Page 7

Response to Arguments

- 23. Applicant's arguments filed 09/22/2005 have been fully considered but they are not persuasive.
- 24. Regarding the applicants argues on page 8-9 of the response. The applicant argues that the prior art of record fails to teach a "computer main board on/off testing method," or the like for all the independent claims 1, 9, and 15. In response to applicant's arguments, the recitation "a computer main board on/off testing method" has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).
- 25. The examiner further argues that the prior art of Harrington disclose a computer system with a power state testing of memory. (Lines 28-32 of Column 5).
- 26. Regarding the applicant's argument found on pages 9-10 of the response (see Table 1). Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references.

Application/Control Number: 10/064,812 Page 8

Art Unit: 2114

Conclusion

27. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

- 28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Tim Bonura**.
 - o The examiner can normally be reached on Mon-Fri: 8:30-5:00.
 - o The examiner can be reached at: 571-272-3654.
- 29. If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, **Rob Beausoliel.**
 - o The supervisor can be reached on 571-272-3645.
- 30. The fax phone numbers for the organization where this application or proceeding is assigned are:
 - o 703-872-9306 for all patent related correspondence by FAX.
- 31. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Art Unit: 2114

Page 9

applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov/. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

- 32. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the **receptionist** whose telephone number is: **571-272-2100.**
- **33.** Responses should be mailed to:
 - o Commissioner of Patents and Trademarks

P.O. Box 1450

Alexandria, VA 22313-1450

Tim Bonura Examiner Art Unit 2114

tmb

September 30, 2005

NADEEM IQBAL PRIMARY EXAMINER